LogoLogo
contribute.
  • Hacker Fab Documentation
  • Overview
    • ✨Current Fab Capabilities
      • Fab Capabilities November 2023
      • Fab Capabilities May 2023
  • 🟡Guides
    • Required Reading (todo)
    • Build-a-Fab
    • Filling in the Gaps - Background Resources
    • Part Sourcing
  • 📜Processes
    • Self-Aligned NMOS V1
  • Fab Toolkit
    • 🎥Patterning
      • Lithography Stepper V2.1
      • Lithography Stepper V2 Build
      • Lithography Stepper V1 Build
      • Getting started with Klayout
      • Patterning Tasks - Spring 2025
      • Blu-Ray Lithography
        • Work in Progress
          • KEM-497AAA Pin Out Analysis
        • Lithography Spinner V1
          • Documentation
            • Design Datasheets
          • Hardware
            • BU40N Reference Design
          • Software
        • Base Principles
    • 🧱Deposition
      • 💡Thermal Evaporator V1 Build (WIP)
      • Spin Coater V2 Build (work in progress)
      • 💿Spin Coater V1 Build (to do)
      • Electroless Nickel Plating
      • ⚛️DIY ALD
      • ⚡Sputtering Chamber
    • 🕳️Etching
      • Plasma Etcher
      • HF Jig
    • 🛠️Other Processing Machines
      • Tube Furnace
      • Cleaving Jig
    • 🔍Metrology / Characterization
      • Probe Station
      • Semiconductor Parameter Analyzer
        • SMU - Analog Discoveries
        • SMU - Keithley 4200SCS
      • CV Measurements
      • Spectrometer
      • Profilometer
    • ⚗️Chemicals / Materials
      • Photoresists
      • Dielectrics
        • Spin on Glass
      • Conductors
        • Aluminum
      • Etchants
        • Hydrofluoric Acid
        • Aluminum Etchant (Nitric, Acetic, Phosphoric Acids)
      • Dopant Sources
    • 🤖Lab Automation
      • Automated Spin Coater
      • Gantry
      • Gripper
      • Liquid Handling
      • Tube Furnace (automated)
      • Wafer Cleaver
    • 🏘️Submodules
      • Piezo Nanopositioner (Stick Slip)
      • Interferometer
    • 📚Database
      • Machine Integration
      • Steps and Processes
  • 🧑‍🍳Standard Operating Procedures
    • Patterning SOP - Stepper V2
      • Vacuum Spin Coater SOP
      • Hot Plate SOP
      • Photoresist Strip SOP
    • Plasma Etcher SOP
    • Spin on Glass/Diffusant SOP
      • Spin on Glass Storage and Preparation
      • Spin on Glass Defect Inspection
      • Spin on Glass Thickness Measurement
    • Tube Furnace SOP
    • Glass Acid Etch SOP
    • DIY Thermal Evaporator SOP (CMU Version)
    • MTI Evaporator SOP (No longer in use)
    • Aluminum Etch SOP
    • Probe Station SOP
    • Probe Station SOP - V2
    • Wafer Cleaving SOP
    • Dry Oxide Growth SOP
    • Profilometer SOP
  • 🟢WORKING DOCS
    • CMOS Source/Drain Metal Contact Optimization
    • CMOS Doping Process Development
    • Sputtering Gate Oxides + Metal Gate Contacts
    • NAND + Inverter Characterization
    • CMU Updates
      • Example Student
      • Gina Seo
      • Jessica Wen
      • Yang Bai
      • Alex Echols
      • Gongwei Wang
      • Ying Meng
      • Shagun Maheshwari
      • Yuichi Hirose
      • Eric Dubberstein
      • Michael Juan
      • Justin Wang
      • Katie Eisenman
      • Marta Freitas
      • Matthew Choi's Updates
        • Week 2 Updates
        • Week 3 Updates
        • Week 4 Updates
        • Week 5 Update
        • Week 6 Update
        • Week 7 Update
        • Week 8 Update
        • Week 9 Update
        • Week 11 Update
        • Week 12 Update
        • Week 13 Update
      • Sandra You
      • Felicia Liu
      • Melinda Chen
      • Shayaan Gandhi
      • Sky Bailey
      • Haewon Uhm
      • James Lin
      • Ayan Ghosh
      • Advaith Menon
      • Adwoa Asare
      • Qirui (Ridge) Da Updates - Database
  • 🔲Templates (to do)
    • Build Manual Template
    • Bought Equipment Template
    • Standard Operating Procedure Template
    • BOM Template
    • Hardware X Template (for reference)
  • Archive
    • Patterning SOP - Stepper V1
Powered by GitBook
On this page
Export as PDF
  1. WORKING DOCS

NAND + Inverter Characterization

Fabrication and Testing of Enhancement Load NMOS Inverter Based on HackFab’s Standard Process Flow

  1. Introduction

NOT gate or inverter outputs the opposite of its input as shown in Table 1 is a basic but crucial part of the digital logic circuit. An NMOS logic inverter normally consists of two parts, a resistive load connected between the supply voltage (VDD) and the output as the “pull up” part and a switching transistor as the “pull down” part. To save device area and fabrication cost, instead of using resistors for the load, an active load such as an enhancement load transistor is used in the design as shown in Figure 1 (left). Enhancement load means a transistor’s gate and the drain are both connected to the supply voltage and make the transistor always in the saturation region. However, this causes there will be a constant current going through the transistors even if it is not performing which makes NMOS logic technology have higher power consumption and eventually be replaced by CMOS technology.

Input

Output

0

1

1

0

Table 1. Inverter Truthtable

Last updated 8 months ago

🟢